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Abstract-A 100-transistor MESFET grid oscil- 
lator has been fabricated that generates an effec- 
tive radiated power of 660W at 9.8GHz and has 
a directivity of 18.0dB. This corresponds to a to- 
tal radiated power of 10.3 w ,  or 103mW per de- 
vice. This is the largest recorded output power for 
a grid oscillator. The grid drain-source bias volt- 
age is 7.4V and the total drain current for the grid 
is 6.0A, resulting in an overall dc-to-rf efficiency 
of 23%. The pattern of the SSB noise-to-carrier 
ratio was measured and found to be essentially in- 
dependent of the radiation angle. The average SSB 
noise level was -87 dBc/Hz at an offset of 150 kHz 
from the carrier. An average improvement in the 
SSB noise-to-carrier ratio of 5 dB was measured for 
a 100-transistor grid compared to a 16-transistor 
grid. 
I .  INTRODUCTION 
For many years there has been a substantial effort to 
obtain more power from high-frequency solid-state devices. 
to demonstrate greater output powers from a grid oscilla- 
tor, we have developed a 100-transistor X-band grid using 
medium-power Fujitsu FLK052XP MESFET chip transis- 
tors as the active devices. The grid oscillator is shown 
in Fig. 1. Each transistor lies in the center of a unit cell 
which is defined by the grid symmetry. The drain and 
source leads lie vertically while the meandered gate leads 
runs horizontally across the grid. Forced air blown across 
the grid surface cools the grid. In addition, the transis- 
tors are soldered onto the relatively thick drain lead of 
the grid metal pattern to  aid cooling. The grid was de- 
signed to oscillate near 10GHz. The dimensions of the 
grid were chosen to control load impedance, feedback loop 
gain, and compensate for device parasitics to obtain max- 
imum power from the devices. The unit cell is 7.50-mm 
square. The vertical lead is 1.10-mm wide and the mean- 
dered lead is 1.25" wide with a line width of 0.15mm. 
The grid pattern was fabricated on a Duroid substrate with 
a dielectric constant of 2.2. The substrate is 1.6-mm thick 
and is placed i n  front of a planar mirror. 
11. GRID OSCILLATOR DESIGN 
For this reason, power combining schemes involving solid- 
state devices quasi-optically coupled in free space have re- 
ceived considerable attention as an of corn- 
We analyze the grid by considering a transistor in an 
equivalent-waveguide unit-cell [2] with electric walls on the 
bining the output power of many devices at microwave and top and bottom and magnetic On each side, shown 
millimeter-wave frequencies. A quasi-optical grid oscillator 
consists of a twc-dimensional array of active devices pro- 
ducing a planar sheet with a reflection coefficient greater 
than unity. A resonator can be used to provide feedback to 
couple the devices together to form a high-power oscilla- 
tor. By integrating large numbers of devices into the grid, 
very large powers should be achievable. 
Recent work on grid oscillators [1,2,3] has convincingly 
demonstrated proof of concept. However, these grids have 
all used relatively low-power devices and have not deliv- 
ered the promised large powers. To date, the highest pub- 
lished total radiated power for a transistor grid oscillator 
is 550 mW at 5 GHz from a 100-transistor grid [2]. In order 
This research was  supported by the Army Research Office, the 
Northrop Corporation, and a fellowship from the Rockwell Intern* 
tional Trust. M.P. De Lisio holds an NSF fellowship. Further details 
of this work are available in the Ph.D. thesis Grid Mizers and Power 
Grid Oscil lafors  by Jon Hacker, available from Caltech. 
J.B. Hacker is with Bell Communications Research, 331 Newman 
Springs Road, Red Bank, NJ, 07701. M.P. DeLisio, C-M Liu, S- 
J Li, and D.B. Rutledge are with the Division of Engineering and 
Applied Science, California Institute of Technology, Pasadena, CA, 
91125. M. Kim is with the Central Research Laboratory, Gold Star, 
16 Woomyen-Dong, Seochu-Gu, Seoul 137-40, Korea. S. Wedge is 
with HP-EEsof, 5601 Lindero Canyon Road, Westlake Village, CA 
91362. 
Figure 1. Photograph of the 100-transistor grid oscillator. 
The grid produced 10.3 W total radiated power with a dc-to-rf 
efficiency of 33%. Quarter-wave vertical stubs are added at the 
grid top and bottom edges to try to simulate an electric wall. 
Ferrite slabs are added along the vertical grid edges to suppress 
bia-line oscillations. 
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Figure 2. (a) Equivalent-waveguide unit-cell metal pattern for 
the grid oscillator. Boundary conditions are imposed by grid 
symmetry. The solid lines are electric walls and the dashed 
lines are magnetic walls. (b) Equivalent-circuit model used to 
predict the theoretical performance of the grid at 10 GHz. 
in Fig. 2(a). The Hewlett-Packard High-Frequency Struc- 
ture Simulator can be used to analyze the impedances pre- 
sented to the transistor terminals placed in the equivalent 
waveguide. Such an analysis leads to the transmission- 
line model shown in Fig. 2(b). Free space is modelled by a 
377-0 resistor, and a mirror placed behind the grid is mod- 
elled as a shunt short-circuited transmission line. Currents 
in the vertical leads couple to the radiated field through 
a center-tapped transformer. The coupling of the currents 
to evanescent TM and T E  modes is approximated with 
reactive elements. 
In order to get the most power out of the transistors, the 
grid must be designed to provide an optimum impedance 
between the drain and source terminals. A simple load-line 
analysis can be used to compute the approximate optimal 
load impedance to present to the transistor for maximum 
power [4]. The optimal load is defined as the impedance 
that allows the transistor output terminals to swing be- 
tween the maximum allowable voltage and current limits. 
This optimal load resistance Rapt is given by 2vDC/IDSS, 
where VDC is the drain-source dc bias voltage and ZDSS is 
the maximum saturated drain current. This resistance is 
presented to the current-source terminals of the transistor 
equivalent circuit. For the Fujitsu FLK052XP transistor 
biased at 10 V and 120 mA, this optimal load impedance 
is 83R. 
For maximum oscillator power, Johnson has shown that 
the transistor must be operating at the point where maxi- 
mum power-added efficiency occurs (51. Since this is a func- 
tion of gain compression, or transistor saturation, i t  can be 
controlled by varying the amount of feedback applied to the 
transistor. An analysis of the Fujitsu FLK052XP MES- 
FET shows that at 10 GHz the maximum power-added ef- 
ficiency occurs a t  4.1dB of gain saturation with a theo- 
retical maximum oscillator output power of 338 mW per 
device. Most grid oscillator designs to date have used unit 
cells that provide a feedback path that is largely internal to 
the grid and result in much larger loop gains. Fortunately, 
the loop gain can be lowered by meandering the horizontal 
gate lead to increase the center-tapped inductance, L,, of 
the grid equivalent circuit. 
The grid was designed to oscillate at 10GHz and the 
cell dimensions were adjusted to try to present the opti- 
mal load impedance of 83 R to the transistor with a loop 
gain as close as possible to the desired value of 4.1 dB. The 
final design was a compromise with a transistor load im- 
pedance of 85+j30R and a loop gain of 3.7dB (Fig. 3). 
Fortunately, the excess reactance in the load impedance 
can be tuned out by placing a double slug tuner, consist- 
ing of two quarter-wave Duroid slabs, in front of the grid. 
111. GRID OSCILLATOR PERFORMANCE 
The measured oscillation frequency of the 100-transistor 
grid was 9.80 GHz. This is within 2% of the design value of 
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Figure 3. Theoretical loop gain (T,) of the grid from 5 to 
15 GHz. The predicted oscillation frequency, where the locus 
crosses the zero-phase point, is 10.0 GHz and the corresponding 
loop gain is 3.7dB. Intervals of 1 GHz are marked with a ( 0 ) .  
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10.0 GHz. The measured effective radiated power (ERP) 
for the grid was 660 W. This corresponds to a total radi- 
ated power of 10.3W, or 103mW per device. The grid 
drain-source bias voltage was 7.4 V, and the total drain 
current for the grid was 6.OA (21 mA per device on the 
top and bottom rows and 70mA per device on the inner 
rows), resulting in an overall dc-to-rf efficiency of 23%. 
This efficiency is comparable to that observed for previous 
MESFET grid oscillators [2,3]. 
A nonlinear simulation of the equivalent-waveguide unit 
cell using the EEsof Libra harmonic-balance software gave 
a predicted oscillation frequency of 9.88 GHz and a power 
of 210 mW per device for a drain bias of 7.4 V and 70 mA. 
The predicted dc-to-rf conversion efficiency is 41%. 
Unfortunately, the measured power is still 5dB lower 
than the theoretical maximum of 338 mW per device. This 
is attributable partly to the use of a dc bias voltage of 7.4 V, 
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Figure 4. Measured Gplane (a) and H-plane (b) patterns 
(solid lines) and theoretical patterns (dashed lines) for the grid 
oscillator with 0.4-mm mirror spacing. Aperture blockage oc- 
curs in the Eplane for angles between -60' and -90'. 
Figure 5. Load-pull contour measured for the grid oscilla- 
tor. The scale is linear in ERP and is plotted as a function of 
reflection coefficient referenced to 377 0 at the grid face. 
instead of the recommended value of 1OV. In addition, 
the devices on the top and bottom rows were biased at 
a lower current to keep them locked. Attempts to run 
the grid a t  a dc bias above 7.4V resulted in the failure 
of the center-row devices on the vertical grid edge where 
the drain and source dc bias lines are attached. Very high 
currents were present-bond wires fused on several of the 
devices. The drain bias lines also melted. Various ferrite 
slab edge terminations were investigated, but the problem 
persisted, preventing operation of the grid above 7.4V. 
Finally, there is the possibility that some degradation of 
the devices occurred during the extensive testing period. 
The measured directivity of the grid was 18.0 dB which 
is close to the estimated directivity of 18.8dB computed 
by assuming the effective area of the grid at 9.8GHz is 
equal to the sum of the physical area of the unit cells. 
Fig. 4 shows the measured and theoretical E-plane (a) and 
H-plane (b) radiation patterns. The theoretical patterns 
were calculated for a uniform array of infinitesimal dipoles 
on a substrate. The patterns agree well, except that the 
E-plane sidelobes are better than predicted. This may be a 
result of the bias arrangement. The devices in the top and 
bottom rows were biased at a lower level than the devices 
on the inner rows, and this may have tapered the current 
distribution. 
A load-pull measurement was performed on the grid 
(Fig. 5 ) .  The impedance was varied with a double-slug 
tuner, consisting of two quarter-wave Duroid slabs with a 
dielectric constant of 10.5, in front of the grid. The peak 
power occurs for an impedance of 490 + j660 R. 
The single-sideband noise patterns for both a 16-tran- 
sistor grid and a 100-transistor grid were measured. For a 
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multiple-device oscillator, Kurokawa predicts an improve- 
ment in oscillator noise proportional to the number of de- 
vices [6]. For a 100-transistor grid, we expect to see an 
improvement of 100/16 (8.0dB) over an equivalent 16- 
transistor grid. Fig. 6 shows the measured SSB noise pat- 
tern in the E and H planes for the two grids. The noise 
was measured at a 150 kHz offset from the carrier using a 
spectrum analyzer with a resolution bandwidth of 30 kHz. 
The SSB noise level averaged over both E and H planes 
was -87dBc/Hz. The mean measured improvement in H- 
plane SSB noise of the 100-transistor grid compared to the 
16-transistor grid was 4.9dB. For the Eplane, the mean 
measured improvement for the SSB noise was 5.9 dB. 
The noise-to-carrier ratio was essentially independent of 
angle, indicating that the noise had the same radiation 
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Figure 6. Measured SSB noise at 15OkHz offset from the 
carrier for a 100-transistor grid (solid line) and a 16-transistor 
grid (dashed line) in (a) the H-plane and (b) the E-plane. 
pattern as the carrier. This initially surprised us. The fact 
that the noise-to-carrier ratio improved in the larger grid 
indicated that the fundamental noise sources were uncor- 
related, and we had thought that this would lead to a noise 
pattern that was much broader than the carrier pattern. 
One explanation might be that the gain for the oscillating 
mode is much larger than for other possible modes in the 
grid. 
IV. CONCLUSION 
A high-power X-band 100-transistor grid oscillator has 
been demonstrated based on commercial MESFET power 
transistors. The grid embedding circuit was designed to 
provide the optimal load impedance and feedback loop 
gain to the transistor for maximum power. The mea- 
sured effective radiated power was 660 W and the direc- 
tivity was 18.0dB. This corresponds to a total radiated 
power of 10.3 W, or 103 mW per device. This power is 
competitive with the 3-7 W reported for state-of-the-art 
MMICs [7]. The grid drain-source bias voltage was 7.4V 
and the total drain current for the grid was 6.0 A, resulting 
in an overall dc-to-rf efficiency of 23%. The SSB noise-to- 
carrier pattern was found to be essentially independent of 
the radiation angle. The average SSB noise level was - 
87dBc/Hz a t  an offset of 15OkHz from the carrier. An 
average improvement in SSB noise of 5dB was measured 
for a 100-transistor grid compared to a 16-transistor grid. 
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